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Abstract
One of the great benefits of using a stream X-machine to specify a system is its associated testing method. Under certain
design for test conditions, this method produces a test suite that can determine the correctness of the implementation under test
(IUT), provided that the processing functions of the stream X-machine specification have been correctly implemented. The method
was originally developed for controllable stream X-machines. A recent paper generalizes the original method by considering
specifications that do not meet the controllability requirement. However, it is still required that a controllable stream X-machine
model of the IUT exists and the size of the test suite produced strongly depends on the (estimated) upper bound on the number
of states of this controllable model. While this assumption is in general reasonable for most interactive systems, it may produce
unmanageable test suites for even simple data processing-oriented applications. This paper provides a new variant of the stream
X-machine based testing method that no longer depends on the size of a controllablemodel of the IUT. In data processing-oriented
applications, the new method can drastically reduce the size of the test suite produced at the expense of a (possibly) more complex
generation process.
c© 2008 Elsevier B.V. All rights reserved.
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1. Introduction
Stream X-machines are a form of extended finite state machines that has received extensive study in recent years. A
stream X-machine is a type of X-machine [13,18,19] that describes a system as a finite set of states, an internal store,
called memory, and a number of transitions between the states. A transition is triggered by an input value, produces an
output value and may alter the memory. A stream X-machine may be modelled by a finite automaton (the associated
finite automaton) in which the arcs are labelled by function names (the processing functions). Theoretical aspects,
such as minimality [21], refinement [23,24] and communicating stream X-machine models [7,4,12,15,25] have been
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thoroughly investigated; a special interest has been given to the use of stream X-machines for simulating and verifying
biology-inspired systems, such as P-systems [2,6,8].
As stream X-machines combine the dynamic features of finite state machines with data structures, they can
naturally be used for system specification and development [19,14,31] and appropriate tools have been constructed
[30]. Furthermore, one of the great benefits of using a stream X-machine to specify a system is its associated testing
method. Under certain design for test conditions, this method produces a test suite that can determine the correctness
of the implementation under test (IUT), provided that the processing functions of the stream X-machine specification
have been correctly implemented (this can be checked by a separate testing process, using the same method or
alternative functional methods).
The testing method was initially developed for stream X-machine specifications that satisfy two design for test
conditions: output-distinguishability and controllability. The first requires that every processing function can be
distinguished by examining the output produced when an input is applied to any given memory value. Controllability
basically means that every path in the associated automaton can actually be driven by suitable input sequences. Whilst
the first condition is quite natural and can be satisfied by a suitable enrichment of the observed output, controllability
is seldommet by non-trivial specifications. In practical applications, controllability is enforced on a stream X-machine
specification by designing extra input symbols that are not used in normal function and will have to be disabled after
testing has been completed. This is a time consuming process and can often be a source of error.
A recent paper [29] generalizes the original testing method by considering specifications that do not meet the
controllability requirement. In the specification, this is replaced by a much laxer condition, called input-uniformity.
However, the method still requires that the IUT can be modelled by a controllable stream X-machine and the
size of the test suite produced strongly depends on the (estimated) upper bound on the number of states of this
controllable model. While this assumption is in general reasonable for most interactive systems, it may produce
unmanageable test suites for even simple data processing-oriented applications. In such applications, the control flow
of the program is primarily determined by the values of the processed data. The user interaction with the system (if
any) is typically limited to providing some of the data values to be processed (as inputs) and observing the outcome
(the outputs). The system may also read values from data stores, such as data files or relational tables. For non-
trivial data structures, the size of a controllable stream X-machine model of such a system is usually extremely
large.
This paper provides a new variant of the stream X-machine based testing method that no longer depends on the
size of a controllable model of the IUT. Furthermore, the specification used as basis for test generation may not
satisfy the input-uniformity condition. Consequently, the new method can produce test suites of a considerably smaller
size, in particular when applied to data processing-oriented systems. The downside is a (possible) more complex
generation and evaluation process. However, in usual data processing-oriented applications, this drawback is more
than compensated by the heavy reduction in the test size.
The paper is structured as follows. Section 2 introduces basic concepts of stream X-machines, Section 3 discusses
the issue of reaching and identifying the states of (possibly non-controllable) stream X-machines, while Section 4
discusses the design test conditions required of the specification. The following five sections are dedicated to the
new testing method: Section 5 identifies the fault model, Section 6 defines the product machine formed from
the specification and the (unknown) model of the implementation, while in Section 7, sequences of processing
functions are derived from the product machine through state counting; in the next section, these sequences
are converted into input sequences through a mechanism called test function; the construction of the test suite
is then assembled in Section 9, which also provides the results that validate this construction. The practical
application of the method is discussed in Section 10. Finally, conclusions are drawn and further work is outlined
in Section 11.
Before continuing, we introduce the notation used in the paper. For a finite alphabet A, A∗ denotes the set of all
finite sequences with members in A.  denotes the empty sequence. For a sequence a ∈ A∗, |a| denotes the number
of elements of a (in particular ||) = 0). For a, b ∈ A∗, ab denotes the concatenation of sequences a and b. an is
defined by a0 =  and an = an−1a, n ≥ 1. For U, V ⊆ A∗, UV = {ab | a ∈ U, b ∈ V }; Un is defined by U 0 = {}
and Un = U n−1U, n ≥ 1. Furthermore, U [n] = ⋃0≤i≤n U i . For a sequence a ∈ A∗, b ∈ A∗ is said to be a prefix of
a if there exists a sequence c ∈ A∗ such that a = bc. The set of all prefixes of a is denoted by pref (a). For U ⊆ A∗,
pref (U ) = ⋃a∈U pref (a). For a relation or a (partial) function f : A −→ B, dom f denotes the domain of f. For a
finite set A, card(A) denotes the number of elements in A.
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2. Stream X-machines
In essence, a stream X-machine is like a finite state machine but with one important difference: instead of abstract
symbols, the transition labels are processing functions, that represent the elementary operations that the machine is
capable of performing. Analogously to a finite state machine, a processing function will read inputs and produce
outputs. Additionally, though, the machine has some internal store, called memory, so that the output produced by
a processing function in response to an input will depend on the current memory value. Naturally, the processing
function may also change the value of the memory.
Definition 2.1. A stream X-Machine (abbreviated SXM) is a tuple Z = (Σ ,Γ , Q,M,Φ, F, q0,m0), where:
• Σ is the finite input alphabet.
• Γ is the finite output alphabet.
• Q is the finite set of states.
• M is a (possibly infinite) set called memory.
• Φ is a finite set of distinct processing functions; a processing function is a non-empty (partial) function of type
M × Σ −→ Γ × M.
• F is the (partial) next-state function, F : Q × Φ −→ Q.
• q0 ∈ Q is the initial state.
• m0 ∈ M is the initial memory value.
It is sometimes helpful to think of an X-machine as a finite automaton with the arcs labelled by functions from the
set Φ. The automaton AZ = (Φ, Q, F, q0) over the alphabet Φ is called the associated finite automaton (abbreviated
associated FA) of Z . AZ is usually described by a state-transition diagram. The function F may be extended to take
sequences from Φ∗ to form the function F∗ : Q × Φ∗ −→ Q. L AZ (q) = {p ∈ Φ∗ | (q, p) ∈ dom F∗} will denote
the set of paths that can be traced out of state q. When q = q0, this will be called the language accepted by Z and
denoted L AZ .
The set Φ is often called the type of Z . Typically, each element of Φ specifies components that may be used in
the software system specified by Z . The memory normally represents the variables used by the computer program;
typically, M is formed from tuples, where each element of the tuple corresponds to either a global variable or a
parameter that may be passed between the elements of Φ.
To date stream X-machines have mainly been used to specify and test interactive systems [14,19,20,27]. However,
by using “empty” or “silent” inputs, as in the next example, they can successfully model systems for which the user
interaction is limited and the control flow is mainly determined by the processed data values.
Example 2.1. Consider a computer program that searches for the occurrence of a character c ∈ CHAR in a string of
characters s ∈ CHAR∗, both entered by the user.1 The program returns the position of the first occurrence of c in s
or 0 if c is not contained in s. After the search is complete, the user is given the option (represented as a two-valued
set OPT = {yes, no}, disjoint from CHAR∗ × CHAR) to re-enter the character and repeat the search or to exit the
program. The program can be modelled by a SXM Z with inputs Σ = (CHAR∗ × CHAR) ∪ OPT ∪ {δ}, where
δ /∈ (CHAR∗ ×CHAR)∪OPT is the “empty” input associated with “silent” transitions2 and outputs Γ = N ∪ {null},
where N denotes the set of non-negative integers and null /∈ N is used when no visible output is produced. The
memory M = CHAR∗ × CHAR × N will store s, c and a non-negative integer i ∈ N , used as a counter. The initial
memory m0 will not affect the program functionality and therefore can be chosen at random. The state-transition
diagram of Z is as represented in Fig. 1, where 0 is the initial state, and the processing functions are defined as
follows:
initialize((s, c, i), (s′, c′)) = ((s′, c′, 1), null) if (s′, c′) ∈ CHAR∗ × CHAR,
search((s, c, i), δ) = ((s, c, i), null) if i ≤ |s|,
fail((s, c, i), δ) = ((s, c, i), 0) if i > |s|,
1 The string s is assumed to be bounded; for simplicity, the bound is not explicitly stated here, but will be referred to in later discussion.
2 By abuse, we consider δ to be an input symbol; in testing, this special input can be simulated, for example, by inserting read operations or
breakpoints into the original program; these will be removed after testing has been completed.
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Fig. 1. The state-transition diagram of Z .
continue((s, c, i), δ) = ((s, c, i + 1), null) if s[i] 6= c, 1 ≤ i ≤ |s|, where s[i] denotes the i th element of s,
succeed((s, c, i), δ) = ((s, c, i), i) if s[i] = c, 1 ≤ i ≤ |s|,
new((s, c, i), yes) = ((s, c, i), null),
exit((s, c, i), no) = ((s, c, i), null).
A sequence p of processing functions induces a function ‖p‖ that shows the correspondence between a (memory,
input sequence) pair and the (output sequence, memory) pair produced by the application, in turn, of the processing
functions in the sequence p.
Definition 2.2. Given p ∈ Φ∗, ‖p‖ : M × Σ ∗ −→ Γ ∗ × M is defined by:
• ‖‖(m, ) = (,m), m ∈ M,
• Given p ∈ Φ∗ and φ ∈ Φ, ‖pφ‖(m, sσ) = (gγ,m′), for m,m′ ∈ M, s ∈ Σ ∗, g ∈ Γ ∗, σ ∈ Σ , γ ∈ Γ such that
there exists m′′ ∈ M with ‖p‖(m, s) = (g,m′′) and φ(m′′, σ ) = (γ,m′).
A machine computation takes the form of a traversal of all sequences of arcs in the state space from the initial state
and the application, in turn, of the arc labels (which represent processing functions) to the initial memory value. The
correspondence between the input sequence applied to the machine and the output produced gives rise to the relation
(function) computed by the Z .
Definition 2.3. The relation computed by f, fZ : Σ ∗←→ Γ ∗ is defined by:
(s, g) ∈ fZ if there exist p ∈ Φ∗ and m ∈ M such that (q0, p) ∈ dom F∗ and ‖p‖(m0, s) = (g,m).
A completely-defined SXM is one in which every sequence of inputs is processed by at least one sequence of
functions accepted by the associated automaton.
Definition 2.4. A SXM Z is said to be completely-defined if dom fZ = Σ ∗.
A SXM may be transformed into one that is completely-defined by assuming that the “refused” inputs produce a
designated error output, which is not in the output alphabet of Z ; this behaviour can be represented as self-looping
transitions or transitions to an extra (error) state. In our example, the erroneous behaviour can be represented by
three additional processing functions, errordata, erroropt and errorδ that take inputs from CHAR∗ × CHAR, OPT
and {δ}, respectively, which will label appropriate self-looping transitions. That is, the state-transition diagram of the
completely-defined SXM will contain the following (extra) self-looping transitions:
• erroropt and errorδ in state 0,
• errordata and erroropt in states 1 and 2,
• errordata and errorδ in state 3,
• errordata, erroropt and errorδ in state 4.
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For simplicity, the erroneous transitions are not represented in Fig. 1, but will be taken into account in future references
to the example.
A deterministic SXM (abbreviated DSXM) is one in which there is at most one possible transition for any triplet
(state, memory, input).
Definition 2.5. A SXM Z is said to be deterministic if for every φ1, φ2 ∈ Φ, if there exists q ∈ Q such that
(q, φ1), (q, φ2) ∈ dom F then either φ1 = φ2 or dom φ1 ∩ dom φ2 = ∅.
A DSXM will compute a function fZ rather than a relation. It can be observed that Z in our example is
deterministic.
In this paper we only consider deterministic systems. As the implementation is expected to conform to the
specification and the type of conformance considered is functional equivalence, the specification will also be
deterministic. Consequently, in the remainder of the paper we will only refer to deterministic SXMs. Furthermore,
without loss of generality, as discussed above, the specification will be assumed to be completely-defined.
3. Reaching and distinguishing states in a DSXM
This section is concerned with defining appropriate sequences of processing functions for reaching and
distinguishing the states of a deterministic stream X-machine. The concepts of realisable and r-reachable states are
originally defined in [29]. Additionally, this paper introduces the concept of separable states.
3.1. Realisable sequences
As the labels used in the state-transition diagram of a DSXM are functions rather than mere symbols, there may
be states that are reachable in the diagram but cannot actually be reached by any input sequence applied to the
machine. Similarly, there may be pairs of distinguishable states in the associated automaton for which the sequences
of processing functions that distinguish between them can never be applied (see [29] for an example).
In order to determine which states can actually be reached or distinguished, we need to establish which sequences
of processing functions in the associated automaton can be driven by input sequences from each state q and memory
value m. Such sequences of processing functions are called realisable in q and m or simply realisable when q = q0
and m = m0. The sets of all these sequences are denoted by LRZ (q,m) and LRZ , respectively. More formally, we
have the following definition:
Definition 3.1. The set RΦ(m) ⊆ Φ∗ is defined to consist of all sequences of processing functions p = φ1 . . . φn ∈
Φ∗, n ≥ 0, for which there exists s = σ1 . . . σn ∈ Σ ∗ such that (m, s) ∈ dom ‖p‖. Then LR(q,m) =
L AZ (q) ∩ RΦ(m) and LR = L AZ ∩ RΦ(m0).
Definition 3.2. Z is said to be controllable if all paths in AZ are realisable, i.e. LRZ = L AZ .
3.2. r-reachable states
Sequences in LRZ make it possible to reach some states of a DSXM using appropriate input sequences. Such states
are said to be r-reachable.
Definition 3.3. State q of Z is said to be r-reachable if there exists p ∈ LRZ such that F∗(q0, p) = q.
Obviously, any state that is not r-reachable can be removed without affecting the function computed by the machine.
Since  ∈ LRZ , the initial state is always r-reachable.
An r-state cover of Z is a minimal set of realisable sequences Sr ⊆ LRZ ,  ∈ Sr , that reaches every r-reachable
state in Z .
Definition 3.4. A set Sr ⊆ LRZ is called an r-state cover of Z if:
•  ∈ S.
• For every r-reachable state q of Z there exists p ∈ Sr such that F∗(q0, p) = q.
• For every two distinct sequences p1, p2 ∈ Sr , F∗(q0, p1) 6= F∗(q0, p2).
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In our example, all states of Z are r-reachable and Sr = {, initialize, initialize search, initialize fail, initialize
fail exit} is an r-state cover of Z .
3.3. Separable states
In [29], states in the specification are distinguished by applying a finite set of realisable sequences of processing
functions to their current memory values. More precisely, the set MAtt (q) of attainable memory values in state q
is defined to consist of all memory values computed along all sequences in LRZ that reach q, i.e. m ∈ MAtt (q) if
there exist p ∈ LR, s ∈ Σ ∗ and g ∈ Γ ∗ such that F∗(q0, p) = q and ‖p‖(m0, s) = (g,m). Then, states q1 and
q2 are said to be r-distinguishable if there exists a finite set of sequences Y such that for every m1 ∈ MAtt (q1) and
every m2 ∈ MAtt (q2), LR(q1,m1) ∩ Y 6= LR(q2,m2) ∩ Y. The set Y is said to r-distinguish between q1 and q2. As
shown in [29], not every pair of states of a DSXM can necessarily be r-distinguished by a set of sequences even if the
associated FA is minimal and, furthermore, even if such a set exists, it may not be finite.
In this paper, we will use a stronger condition, called separability, which requires states to be r-distinguished by
sequences with overlapping domains.
Definition 3.5. States q1 and q2 are said to be separable if there exists a finite set of sequences Y such that for every
m1 ∈ MAtt (q1) and every m2 ∈ MAtt (q2), there exist p1 ∈ LR(q1,m1) ∩ Y and p2 ∈ LR(q2,m2) ∩ Y such that
dom p1 ∩ dom p2 6= ∅. Y is said to separate between q1 and q2.
Note that, since Z is deterministic, p2 /∈ LR(q1,m1) and p1 /∈ LR(q2,m2). Therefore, pairwise separable states
are also pairwise r-distinguishable. The basic idea is that states that are separable in the specification will always be
implemented as distinct states (otherwise the implementation will exhibit non-deterministic behaviour). Consequently,
a set of processing sequences that separates states in the specification can also be used to distinguish between their
corresponding states in the IUT.3
Definition 3.6. A separating set Ws ⊆ Φ∗ of Z is a set of sequences of processing functions that separates between
every pair of separable states of Z .
In our example, it can be observed that inputs from CHAR∗ × CHAR will trigger the processing function initialize
only when applied to state 0; in all the other states, they will produce the erroneous transition errordata. Thus
{initialize, errordata} separates state 0 from any other state. Similarly, {new, erroropt} separates state 3 from any
other state. In state 1, the system will perform one of the “silent” moves search or fail, whereas in any other state
except 2, the empty input δ will trigger the erroneous transition errorδ. Thus {search, fail, errorδ} separates between
state 1 and any of 0, 3 and 4. Similarly, {continue, succeed, errorδ} separates between state 2 and any of 0, 3 and 4.
On the other hand, states 1 and 2 are not separable since, for i > |s|, fail can be applied in 1 but there is no processing
function whose domain overlaps with dom fail that can be applied in 2. Thus any pair of states except (1, 2) is
separable and Ws = {initialize, new, search, fail, continue, succeed, errordata, erroropt, errorδ} is a separating set
of Z .
4. Design for test conditions
When a specification is used as basis for test generation, it is natural to identify some design requirements that
the specification will have to meet in order to facilitate the testing process. These are usually referred to as design
for test conditions. Obviously, the weaker these conditions are, the more general the validity of the testing strategy
will be. In the case of a DSXM specification, the design for test conditions place restrictions on the type Φ of the
specification. The method provided in [29] requires the specification to satisfy two design for test conditions: output-
distinguishability and input-uniformity.
Φ is output-distinguishable when the output produced in response to any given input determines which processing
function has been applied.
Definition 4.1. Z is said to be output-distinguishable if for all φ1, φ2 ∈ Φ, whenever there exist m,m1,m2 ∈ M, σ ∈
Σ , γ ∈ Γ such that φ1(m, σ ) = (γ,m1) and φ2(m, σ ) = (γ,m2), then φ1 = φ2.
3 When the DSXM model of implementation is controllable, like in [29], it is sufficient for the states of the specification to be r-distinguishable;
otherwise, the stronger separability condition is required by Lemma 9.1.
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This property allows the tester to determine the sequence of processing functions applied by examining the output
sequence produced when given an input sequence.
The output-distinguishability condition can be enforced on a DSXM specification by making some memory
variables observable (typically through debug messages in practical applications) and/or splitting some processing
functions into two or more parts, in order to remove the overlapping of identical behaviour. In our example, it is not
possible to distinguish between search and continue, but this can be address, for example, by displaying the value
of the counter i. As it is reasonable to assume that the erroneous transitions can be distinguished from the normal
behaviour, this enlargement of the output set is sufficient to transform Φ into an output-distinguishable type.
Informally, Φ is input-uniform [29] if one can determine an input sequence that drives a sequence of processing
functions by simply selecting appropriate input symbols for each processing function in the sequence, one at a time,
without needing to know the processing functions to be applied next. That is, if for a realisable sequence φ1 . . . φk
of processing functions we have selected an input sequence σ1 . . . σk−1 that drives φ1 . . . φk−1, there will exist an
input σk such that σ1 . . . σk drives φ1 . . . φk . One particular case, considered in most publications addressing stream
X-machine based testing [3,5,9,16,17,19,20,22–28] is when, for every processing function φ and every memory value
m, there is an input σ that drives φ, i.e. (m, σ ) ∈ dom φ. Such a Φ is called input-complete. Clearly, a SXM having
an input-complete type is controllable.
Input-uniformity can be achieved by designing a sufficient number of processing functions so that all inputs that
trigger a functions will process “uniformly” any memory value (in the worst case, we will have processing functions
triggered by single input sets). In our example, suppose that strings s of length between 0 and L are allowed. Then, in
order to transform Φ into one that is input-uniform, we need to split initialize into 2L + 1 initialization functions: one
for each position i, 1 ≤ i ≤ L , produced by a successful search and one for each length of s, 0 ≤| s |≤ L , in the case
of an unsuccessful search. For reasonably large L , the specification will be unmanageable, so the method will become
impractical. An alternative will be to transform Φ into one that is input-complete by creating special inputs to trigger
search, fail, continue and succeed. However, the addition and removal of these special inputs may prove difficult to
implement, especially since these functions are actually driven by no input at all (they process the empty symbol δ).
The method presented in this paper will only require the specification to satisfy the output-distinguishability
condition. Obviously, when Φ is not input-uniform, the process of converting sequences of processing functions
into input sequences will increase in complexity but, in data processing-oriented applications, this increase may be
more than compensated by the reduction in the size of the specification.
5. The fault domain
When testing against a formal specification, the IUT is normally considered to be functionally equivalent to some
element from a set of models, called the fault domain, which is determined by the assumptions one can make about
the implementation. As the specification is a DSXM, naturally, the fault domain will contain DSXMs, so it will be
assumed that the IUT behaves like some unknown, completely-defined, DSXM Z ′ with the same input alphabet and
output alphabet as the specification Z . Since the memory models the data and the internal variables used by the
implementation, Z ′ will have the same memory as Z . Naturally, Z and Z ′ will be initialised with the same values for
the memory. Furthermore, when testing from a DSXM, it is normally assumed that Z and Z ′ have the same sets of
processing functions (type) [3,5,9,16,17,19,20,23–28]. This is a consequence of the reductionist design and testing
philosophy associated with stream X-machines [19]. Under this philosophy, it is assumed that the system is built
from a set of trusted components,4 the communication between them being modelled by the memory of the DSXM.
These components will have been tested in a previous phase, such as unit testing, using DSXM based methods if
they are expressible as the computations of other, simpler X-machines or using other functional testing approaches,
such as category partition [35], if they carry out simple tasks on data structures (i.e. inserting and removing items
from registers, stacks, files, etc.). Furthermore, if the components are imported from a library with a long history
of successful use, their individual testing could safely be assumed done. System development will proceed through a
sequence of steps, each of which involves building larger components from smaller components that have already been
developed. For each such step, the testing problem reduces to checking that these components have been integrated in
4 The word “component” is used here in its broad sense, of an object that adheres to a specification, e.g. a stream X-machine.
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the correct way.5 Naturally, the reliance on trusted components fits well with the increasing use of component based
software development methodologies.6
Additionally, in [29], it is assumed that the IUT can be modelled by a controllableDSXM Z ′; the (estimated) upper
bound n′ on the number of states of Z is then used as an input by the test generation procedure. In our example, such
an upper bound will be proportional to the maximum length of the string s and, consequently, for even moderately
long strings, the method given in [29] will become impractical. In what follows, we provide a method that, under
well defined conditions, can generate a test suite without the need to estimate the size of a controllable model of the
implementation. We will still assume that the upper bound n′ on the number of states of Z ′ can be estimated, but the
DSXM model Z ′ considered may not be controllable. Analogously to [29], the upper bound n′ used is greater than or
equal to the number of states n of the specification.
Thus, the fault model considered in this paper consists of all DSXMs Z ′ with the same type Φ as the specification
for which the number of states is bounded by an estimated integer n′ ≥ n.
6. Cross-product automaton
Suppose Z = (Σ ,Γ , Q,M,Φ, F, q0,m0) is the DSXM specification and Z ′ = (Σ ,Γ , Q′,M,Φ, F ′, q ′0,m0)
is the (unknown) DSXM model of the IUT. When type Φ is output-distinguishable, testing that Z ′ is functionally
equivalent to Z corresponds to checking that every realisable sequence of processing functions in Z is also realisable
in Z ′.
On the other hand, given two FAs, AZ and AZ ′ , one can build a cross-product of their states, such that states (q, q ′)
of the cross-product FA correspond to pairs of states q, q ′ in the two FAs. A transition FP ((q, q ′), φ) = (q1, q ′1)
exists in the cross-product FA if and only if the transitions F(q, φ) = q1 and F ′(q ′, φ) = q ′1 exist in AZ and
AZ ′ , respectively. The result of such a construction corresponds to the intersection of the languages accepted by the
two FAs. If the languages accepted by AZ and AZ ′ are different, then there will be a transition from some (q, q ′)
which only one of the two FA can follow. By adding to the cross-product FA an extra state, Fail, and transitions
FP ((q, q ′), φ) = Fail to correspond to transitions which can be taken by Z but not by Z ′, checking that every path in
AZ is also accepted by AZ ′ will correspond to checking the cross-product FA, denoted AP(Z ,Z ′), in order to establish
if the Fail state is reachable.
Definition 6.1. The cross-product FA formed from AZ and AZ ′ is a finite automaton AP(Z ,Z ′) = (Φ, QP , FP ,
(q0, q ′0)) in which QP = (Q × Q′) ∪ {Fail}, Fail /∈ Q × Q′, and FP is defined by the following rules:
• For (q, q ′) ∈ QP and φ ∈ Φ, FP ((q, q ′), φ) is as follows:
– If (q, φ) ∈ dom F and (q ′, φ) ∈ dom F ′ then FP ((q, q ′), φ) = (F(q, φ), F ′(q ′, φ)).
– If (q, φ) ∈ dom F and (q ′, φ) /∈ dom F ′ then FP ((q, q ′), φ) = Fail.
– Else FP ((q, q ′), φ) is undefined.
• For φ ∈ Φ, FP (Fail, φ) is undefined.
Since Φ is output-distinguishable, fZ = fZ ′ if and only if LRZ = LRZ ′; furthermore, since Z and Z ′ are
completely-defined, LRZ = LRZ ′ if and only if LRZ ⊆ LRZ ′ (see [29] for proofs of these results). By combining
these two observations, we obtain the following result:
Lemma 6.1. Suppose Φ is output-distinguishable and Z and Z ′ are completely-defined. fZ = fZ ′ if and only if there
is no sequence from LRZ that reaches Fail in AP(Z ,Z ′).
Proof. From the above observations it follows that fZ = fZ ′ if and only LRZ ⊆ LRZ ′ . On the other hand, the Fail
state can only be reached by sequences from L AZ \ L AZ ′ . Therefore, there is no sequence from LRZ that reaches Fail
if and only if LRZ ∩ (L AZ \ L AZ ′ ) = ∅. Thus the result follows since LRZ ∩ (L AZ \ L AZ ′ ) = LRZ \ LRZ ′ . 
5 Recent results also show that the generation of tests for the components of a DSXM Z can be integrated into the process of generating a test
suite from Z [22].
6 It is worth noting that, unlike other extended finite state machine based approaches [33], stream X-machine based techniques do not involve
the construction of an equivalent finite state machine (whose states are the state/memory pairs of the stream X-machine). Consequently, they avoid
the state explosion associated with expanding out the memory and hence produce significantly reduced test suites. This is a direct consequence of
this reductionist philosophy.
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7. Deriving test sequences through state-counting
As explained in the previous section, establishing whether Z and Z ′ are functionally equivalent reduces to checking
the reachability of the Fail state of the cross-product automaton. As AZ ′ is not known, we will need to construct a set
of test sequences that, whenever Fail is reachable, will contain at least one sequence that reaches Fail. On the other
hand, it will be sufficient to only consider the “minimal” (in a sense that will be explained later) paths that may reach
the Fail state. The set of these “minimal” paths can be derived through state-counting [36]. The procedure is detailed
in what follows:
The first step in the construction of the test suite is the selection of two sets of sequences of processing functions,
Sr and Ws, and of a relation ds on the states of Z as follows:
• Sr ⊆ LRZ is a finite set of realisable sequences such that  ∈ Sr and no state in Z is reached by more than one
sequence in Sr . Sr will be used to reach r-reachable states in Z .
• Ws ⊆ Φ∗ is a finite set that will be used to separate between separable states of Z . Ws is required to be non-empty,
so when no sequences are used to separate between states of Z , we will use Ws = {} instead of Ws = ∅.
• ds : Q ←→ Q is a relation on the states of Z that satisfies the following condition: for every two states q1, q2 ∈ Q,
if (q1, q2) ∈ ds then q1 and q2 are separated by Ws . The relation ds identifies the pairs of states that are known to
be separated by Ws . For simplicity, ds is required to be symmetric.
Naturally, it is normally desirable that
• Sr is an r-state cover of Z ,
• Ws is a separating set of Z and
• all pairwise separable states of Z are known to be separated by Ws, i.e. (q1, q2) ∈ ds if and only if q1 and q2 are
separable.
but these restrictions will not be introduced.
The set of all states reached by sequences in Sr is denoted by Qr . As all sequences in Sr are realisable, all states
in Qr are r-reachable. Furthermore, since  ∈ Sr , the initial state of Z is contained in Qr . Let Q1, . . . Q j denote
the maximal sets of states of Z that are known to be pairwise separated by Ws , i.e. for every q1, q2 ∈ Qi and every
q3 ∈ Q \ Qi , (q1, q2) ∈ ds and (q1, q3) /∈ ds, 1 ≤ i ≤ j. Let also Q′i = Qi ∩ Qr , 1 ≤ i ≤ j.
Suppose for Z in our example we have selected the r-state cover Sr = {, initialize, initialize search, initialize
fail, initialize fail exit} and the separating set Ws = {initialize, new, search, continue, succeed, fail, errordata,
erroropt, errorδ} and, furthermore, every separable pair of states is known to be separated by Ws , i.e. (q1, q2) ∈ ds if
and only if q1 and q2 are separable. Then there will be two maximal sets of states known to be pairwise separable by
Ws : Q1 = {0, 1, 3, 4} and Q2 = {0, 2, 3, 4}. Since Qr = Q, Q′1 = Q1 and Q′2 = Q2.
Given a state q ∈ Qr , let pq ∈ Sr denote the sequence in Sr that reaches q. As every state in Qr is reached by
exactly one sequence in Sr , pq is well defined. Then the set V (q) is defined to consist of all sequences x ∈ Φ∗ \ {}
for which
• pq x ∈ L AZ ,
• there exists i, 1 ≤ i ≤ j, such that x visits states from Qi exactly n′ − card(Q′i )+ 1 times when followed from q
in AZ (the initial state of the path is not included in the counting) and this condition does not hold for any proper
prefix of x . That is,
– there exists i, 1 ≤ i ≤ j, such that∑y∈pref (x)\{} card({F∗(q, y) | F∗(q, y) ∈ Qi }) = n′ − card(Q′i )+ 1 and
– for all i, 1 ≤ i ≤ j, and all x1 ∈ pref (x) \ {x}, ∑y∈pref (x1)\{} card({F∗(q, y) | F∗(q, y) ∈ Qi }) <
n′ − card(Q′i )+ 1.
Informally, V (q) is defined to contain the “minimal” paths of the cross-product FA that may reach the Fail state.
Such a minimal path will not have visited the same pair of states (q, q ′) ∈ Q × Q′ twice and, furthermore, cannot
contain pairs of states that have already been reached by sequences in Sr . If a path x visits states from some Qi , a tester
can use Ws after each prefix of x to distinguish between the corresponding states visited along x in Z ′. Consequently,
if states from Qi are visited ni times along a minimal path x, then ni distinct states will be visited in Z ′. Thus, ni
cannot exceed the upper bound n′ on the number of states of Z ′ plus one (for the Fail state). On the other hand,
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Fig. 2. The tree generated for V (0).
among the states of Qi there are card(Q′i ) states that can be reached by sequences from Sr . As Sr will also reach the
corresponding states of Z ′, this will leave card(Q′i ) less pairs of states to explore. Thus, ni ≤ n′ − card(Q′i )+ 1.
The set V (q) can be constructed by devising a tree in which each path x from the root q represents the tail-end
part of a sequence pq x ∈ L AZ . A path meets the termination criterion when it visits states from some Qi exactly
n′ − card(Q′i )+ 1 times. In this case, the path need not be extended further, so the node will be a leaf.
For Z as in our example, n′ = 5, q = 0, pq = , Q1 = Q′1 = {0, 1, 3, 4} and Q2 = Q′2 = {0, 2, 3, 4}, the tree
associated with V (0) is represented in Fig. 2. The nodes of the tree are labelled by states and the arcs by processing
functions. A node is a leaf if the path from the root to it has encountered (after the root) 2 states that are contained in
Q1 or 2 states that are contained in Q2.





Then it will be sufficient to test each such path concatenated with all the elements of the distinguishing set Ws .
8. Test function
Suppose we have constructed the appropriate sequences of processing functions. We will then need a mechanism,
called a test function, that translates sequences of processing functions into sequences of inputs. The concept of
test function was originally defined for stream X-machines with Φ input-complete [26]. In [29], the definition was
extended to the case in which Φ is input-uniform. We generalize this concept for any kind of stream X-machine.
Definition 8.1. A test function of a SXM Z is a function t : Φ∗ −→ Σ ∗ that satisfies the following conditions:
• t () = . (1)
• Let p = φ1 . . . φk ∈ Φ∗, k ≥ 1.
– Suppose φ1 . . . φk−1 ∈ L AZ and there exist σ1, . . . , σk ∈ Σ , γ1, . . . , γk ∈ Σ and m1, . . . ,mk such that
φi (mi−1, σi ) = (γi ,mi ), 1 ≤ i ≤ k. Then t (p) = σ1 . . . σk for some σ1, . . . , σk that satisfy this condition;
(2)
– Otherwise, t (p) = t (φ1 . . . φk−1). (3)
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The first rule states that the empty path is transformed into the empty input sequence, while the remaining two
rules explain how t (p) is defined for a non-empty sequence p = φ1 . . . φk . The second rule states that if the longest
proper prefix φ1 . . . φk−1 is a path in AZ then t (p) will be an input sequence, if it exists, that drives p. Finally, when
φ1 . . . φk−1 is not a path in AZ or no such input sequence exists, the construction of t (p) is reduced, recursively, to
the construction of t (φ1 . . . φk−1).
In our example consider p1 = initialize search succeed, p2 = p1 initialize and p3 = p2 search succeed.
As p1 ∈ L AZ , t (p1) and t (p2) will be input sequences that drive the corresponding paths. Thus, we can take
t (p1) = (′′a′′,′ a′) δ δ and t (p2) = (′′a′′,′ a′) δ δ (′′a′′,′ a′). As p2 /∈ L AZ , by applying twice the third rule we
get t (p3) = t (p2 search) = t (p2). On the other hand, if only non-empty strings s are allowed, there will be no input
sequence to drive initialize fail, so the construction of t (initialize fail) reduces to the construction of t (initialize).
Thus t (initialize fail) = (′′a′′,′ a′).
The role of a test function is to produce input sequences that test the implementation of the corresponding sequences
of processing functions (hence the name). If p = φ1 . . . φk is a path in AZ then t (p) will be a sequence of inputs that
drives p (if it exists). AsΦ is output-distinguishable, if the application of this sequence to the implementation produces
the specified outputs, it will ensure that p has been correctly implemented. On the other hand, if p = φ1 . . . φk is not a
path in AZ , then it is sufficient to extract the longest prefix p = φ1 . . . φi of p that is a path in AZ and generate an input
sequence that will check the existence of the path p = φ1 . . . φi+1 in the implementation. If the application of this
sequence produces the specified outputs, then we can deduce that the path p = φ1 . . . φi+1 has not been implemented,
and consequently, neither the longer path p = φ1 . . . φk will exist in the implementation. This idea is formalised by
the following lemma.
Lemma 8.1. Suppose Φ is output-distinguishable and Z and Z ′ are completely-defined. Let t be a test function of Z
and Y ⊆ Φ∗. If for all s ∈ t (Y ), fZ (s) = fZ ′(s) then LRZ ∩ pref (Y ) = LRZ ′ ∩ pref (Y ).
Proof. Let p ∈ Y and p1 ∈ pref (p). Since Z and Z ′ are completely-defined, from fZ (t (p)) = fZ ′(t (p)) it follows that
fZ (t (p1)) = fZ ′(t (p1)). Then, by induction on the length of p1, it follows that p1 ∈ LRZ if and only if p1 ∈ LRZ ′ .
(A more detailed proof of this statement can be found in [29].) 
9. The test suite





is realisable. Then a test suite can be constructed by concatening each sequence inU with the set Ws, used to separate
the states of Z , and then converting the resulting sequences of processing functions into input sequences. Thus the
test suite produced will be t (UWs) for some test function t of Z . The following results validate this construction.
Lemma 9.1. Let x1, x2 ∈ LRZ , q1, q2 ∈ Q such that F∗(q0, x1) = q1 and F∗(q0, x2) = q2. Suppose Ws separates
between q1 and q2 in Z . If for all s ∈ t ({x1, x2}Ws), fZ (s) = fZ ′(s) then there exist q ′1, q ′2 ∈ Q′ such that
F ′∗(q ′0, x1) = q ′1, F ′∗(q ′0, x2) = q ′2 and Ws distinguishes between q ′1 and q ′2 in AZ ′ .
Proof. By Lemma 8.1, x1, x2 ∈ LRZ ′ , so there exist such q ′1 and q ′2. Letm1,m2 ∈ M be the memory values computed
along x1 and x2 when Z receives the input sequences t (x1) and t (x2), respectively. Since Ws separates between q1
and q2 in Z , there exist p1 ∈ LR(q1,m1) ∩ Ws and p2 ∈ LR(q2,m2) ∩ Ws such that dom p1 ∩ dom p2 6= ∅.
Since for all s ∈ t ({x1, x2}Ws), fZ (s) = fZ ′(s), by Lemma 8.1, LRZ (q1,m1) ∩ Ws = LRZ ′(q ′1,m1) ∩ Ws and
LRZ (q2,m2) ∩ Ws = LRZ ′(q ′2,m2) ∩ Ws . Thus p1 ∈ LRZ ′(q ′1,m1) ∩ Ws and p2 ∈ LRZ ′(q ′2,m2) ∩ Ws . Then
p1 ∈ L AZ ′ (q ′1)∩Ws and p2 ∈ L AZ ′ (q ′2)∩Ws . Since Z ′ is deterministic, p1 /∈ L AZ ′ (q ′2) and p2 /∈ L AZ ′ (q ′1). Thus Ws
distinguishes between q ′1 and q ′2 in AZ ′ . 
Therefore, from the implementation passing the tests we can deduce that states that are separable in the specification
are implemented as distinct states.
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Lemma 9.2. Let q ∈ Q and x ∈ V (q). Suppose pq x ∈ LRZ . If for all s ∈ t (SrWs∪{pq}pref (x)Ws), fZ (s) = fZ ′(s)
then the path in AP(Z ,Z ′) formed by following x after pq either contains a loop or meets a state, other than the root
state, that has already been reached by some sequence in Sr .
Proof. For simplicity, in what follows we will use pathZ (x, pq), pathZ ′(x, pq) and pathZ ,Z ′(x, pq) to denote the
paths formed by following x after pq in AZ , AZ ′ and AP(Z ,Z ′), respectively. The root states are not included when
referring to these paths. First note that, by Lemma 8.1, such paths also exist in AZ ′ and AP(Z ,Z ′).
We prove the lemma by contradiction. Assume pathZ ,Z ′(x, pq) is cycle-free and does not meet any state reached by
sequences in Sr , other than the root state. Let i be such that pathZ (x, pq) visits states from Qi exactly n
′−card(Q′i )+1
times. By Lemma 9.1, since Ws pairwise separates the states in Qi , it will also pairwise distinguish between the
corresponding states in AZ ′ . Thus pathZ ′(x, pq) will visit at least n
′ − card(Q′i )+ 1 distinct states and the sequences
in Sr will reach at least other card(Q′i ) states. This implies that Z ′ has more than n′ states, which is a contradiction. 
A direct consequence of the above lemma is that if Fail was reachable, it would be reached by some sequence
from U .
Lemma 9.3. Suppose the Fail state of AP(Z ,Z ′) can be reached by some sequence from L AZ . If for all s ∈ t (UWs),
fZ (s) = fZ ′(s), then Fail can be reached by some sequence from U.
Proof. Suppose Fail is reached by p ∈ L AZ . Then there exist p1 ∈ L AZ ∩ L AZ ′ , φ ∈ Φ and (q1, q ′1) ∈ Q × Q′ such
that p1 reaches (q1, q ′1) in AP(Z ,Z ′), (q1, φ) ∈ dom F and (q ′1, φ) /∈ dom F ′. Since  ∈ Sr , p1 ∈ SrΦ∗. Let i ≥ 0
be the minimum integer for which there exists a sequence in SrΦi that reaches (q1, q ′1) in AP(Z ,Z ′). Let p2 = pq x
be such a sequence, pq ∈ Sr , x ∈ Φi . As p2 ∈ L AZ , either p2 is contained in pref (V (q)) or extends some sequence
from V (q), i.e. x ∈ V (q)Φ∗. Since i is the minimum integer with the above property, the path in AP(Z ,Z ′) formed by
following x after pq will be cycle-free and will not meet any state reached by sequences in Sr . Then, by Lemma 9.2,
x ∈ pref (V (q)) \ V (q). Thus, since pq xφ ∈ L AZ , xφ ∈ pref (V (q)), so p2φ ∈ U. Since p2 reaches (q1, q ′1), p2φ
will reach Fail in AP(Z ,Z ′). Thus the result follows. 
Lemma 9.4. Suppose U ⊆ LRZ . If for all s ∈ t (UWs), fZ (s) = fZ ′(s) then there is no path in LRZ that reaches
Fail in AP(Z ,Z ′).
Proof. We provide a proof by contradiction. Assume Fail can be reached by some sequence from LRZ . By
Lemma 9.3, Fail can be reached by some sequence fromU. On the other hand, by Lemma 8.1, LRZ ∩U = LRZ ′ ∩U.
Since U ⊆ LRZ , it follows that U ⊆ LRZ ′ . Since U ⊆ L AZ ∩ L AZ ′ , no sequence in U can reach Fail. This provides
a contradiction, as required. 
Consequently, the application of the sequences in t (UWs) to a faulty IUT will produce at least one output that does
not conform to the specification. Thus t (UWs) is a valid test suite.
Theorem 9.1. Suppose U ⊆ LRZ . Then fZ = fZ ′ if and only if for all s ∈ t (UWs), fZ (s) = fZ ′(s).
Proof. Follows from Lemmas 6.1 and 9.4. 
When all the states of Z are r-reachable and pairwise separable, Sr is an r-state cover of Z , Ws is a separating set
of Z and all states of Z are known to be pairwise separable by Ws, the test suite becomes
t (SrΦ[n′ − n + 1]Ws),
This corresponds to the test suite produced in [26] for controllable DSXM specifications and the method reduces to
an extension of the W -method [10] to DSXMs.
For U = SrΦ[n′ − n + 1], the number of sequences in UWs is at most n2 · kn′−n+1 and the total length of all
sequences in UWs is at most n2 · n′ · kn′−n+1, where k = card(Φ) [10]. In the worst case, when Sr = Ws = {},
the upper bounds are proportional to kn
′·n . However, this extreme is not normally encountered in practice. In usual
applications, all states will be r-reachable and there will be (at most) only a few pairs of states that are not separable.
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Fig. 3. The revised transition diagram.
10. The test generation method: Summary
We can now assemble the concepts and results given so far and provide a brief summary of the proposed method.
The following pre-requisites need to be in place:
1. The specification Z is a DSXM. Normally, the associated FA of Z will be minimal, but this restriction is not
imposed.
2. The type Φ of the specification is output-distinguishable. Unlike in the previous literature on stream X-machine
based testing, the input-uniformity (or the stronger input-completeness) condition is not required.
3. The implementation under test can be modelled by a DSXM Z ′ with the same type Φ as the specification and the
number of states in Z ′ is bounded by an estimated integer n′, larger than or equal to the number n of states in Z .
Since, unlike in [29], Z ′ is not required to be controllable, the size of the implementation model will be comparable
to the size of the specification, i.e. n′ u n.
Under these conditions, Theorem 9.1 guarantees that the test suite t (UWs) will determine the correctness of the
implementation under test with regard to the specification Z .
11. Discussion
This paper provides a new variant of the stream X-machine based testing method that is no longer dependent on the
size of a controllable DSXMmodel of the implementation. Instead, it requires that the specification is such that all the
elements of the set U = ⋃q∈Qr {pq}pref (V (q)), constructed as in Section 7, are realisable sequences of processing
functions. We discuss how this requirement can be satisfied in practical applications of the method.
Consider again our example and suppose that only non-empty strings of characters are allowed. Therefore, the
system will have to perform at least one search before deciding whether the search has succeeded or failed. Thus the
path initialize fail, which is contained in U, will not be realisable and, consequently, the requirement will not be met.
One possible way to address this problem would be to remove the non-realisable path(s) from the associated
automaton and modify the state-transition diagram of the specification accordingly. The revised state-transition
diagram for our example, obtained by eliminating the non-realisable path initialize fail from the language accepted
by the automaton, is as represented in Fig. 3. Since the specification has been changed, the set U will have to be
reconstructed from the new state-transition diagram. Consequently, this approach may give rise to an iterative process,
in which, at each step, the non-realisable paths found at the previous step are removed from the state-transition diagram
and U is reconstructed accordingly. However, for the applications we have looked at so far, only one iteration was
sufficient. Finding design restrictions to ensure that this process will end after a finite number of iterations can be the
subject of further investigations.
An alternative solution to this problem is based on the observation that a path may or may not be realisable,
depending on the values of the data processed by the system. In the case of a stream X-machine specification, there
are two kinds of data that affect the evolution of the system: the input symbols and the initial memory values. The input
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symbols correspond to the values entered by the user, whereas the initial memory represents the data originally stored
by the system; this may contain actual data, that may change in time, as well as system constants. The appropriate
input symbols to drive a path in the specification are chosen through the construction of a test function (Definition 8.1).
Furthermore, it can be observed that from the IUT passing the tests in the test suite we can deduce that the associated
automaton of the specification and that of the IUT model are equivalent. Therefore, the correctness of the IUT does not
depend on the choice of the initial memory. Consequently, the definition of a test function can be further generalized
so that it associates a sequence of processing functions p with a pair consisting of the initial memory value used to
test p and the sequence of inputs to drive p (or some prefix of p, as in Definition 8.1). In our example, the minimum
or maximum allowed length of the string s will normally be a system constant whose value can be modified for testing
purposes and changed back to the required value after testing has been completed. This approach does not involve
redesigning the specification, but will add complexity to the generation process since (input sequence, initial memory)
pairs, rather than mere input sequences, are searched.
A mixed approach, in which the first method (just the first iteration) is used to redesign the specification in order to
make it testable and the remaining (if any) non-realisable paths are tested using the second method, may provide the
best solution to the problem.
Finally, let us comment on the complexity of the test generation process. This involves converting each sequence of
processing functions p ∈ UWs into a pair t (p) = (m p, sp) consisting of an initial memory value m p (as pointed out
earlier, this may vary from one sequence to another) and a sequence of inputs sp that, when applied in m p, will force
the machine to follow the path p. Both m p and sp will consist of data values processed by the system, so the amount
of effort required for the generation of t (p) will be, at worst, proportional to the size of the system data.7 Thus, the
complexity of the whole process will be, at worst, proportional to the number of sequences in UWs and the size of
the system data. However, various techniques could be used to reduce the effort involved in the generation process.
A commonly used technique is symbolic execution [32,11]. Rather than running the program on actual input values,
symbolic computation derives a set of constraints in terms of the input variables (in our case initial memory and input
symbols) which describe the conditions necessary for the traversal of a given path. Constraint satisfaction problems
are in general NP-complete [11]. However, linear programming techniques can be applied if the constraints are linear
[11]. If this is not the case, metaheuristic search techniques can be used instead to attempt to find a solution. The
application of search-based techniques in structural test data generation has been extensively investigated in recent
years [34] and the proposed methods could be adapted for test generation from a graph-based model like the stream
X-machine.
The method proposed here is an advance on previous stream X-machine based approaches. Consider, for
comparison, the DSXM based test generation method devised in [29]. This requires a controllable model of the
implementation, whose size may be, at worst, proportional to the size of the system data. Thus, in this case, both the
test suite and the generation process will depend on the size of the system data. In contrast, the method proposed here
will produce test suites whose size is typically unrelated to the system data. As the generation process only involves
the specification but not the actual system and is normally automated, the effort spent in the application of the test
data to the implementation and hence the size of the test suite is much more significant.
12. Conclusions
Stream X-machines (SXMs) are a form of extended finite state machine that can be naturally used for system
specification. Furthermore, one of the great benefits of using stream X-machines to specify a system is that it is
possible to produce a finite test suite that determines correctness as long as certain design for test conditions hold.
Originally, the work on testing from deterministic SXMs (DSXMs) has included the condition that the specification
is controllable: all paths through the specification DSXM are feasible. This condition is quite restrictive and, in
particular, is seldom met by data processing-oriented systems. Recent work [29] has replaced this restriction with
a much laxer condition, called input-uniformity. However, the size of the test suite produced by this improved method
strongly depends on the (estimated) upper bound on the number of states of a controllable model of the IUT. While
this assumption is in general reasonable for most interactive systems, it may produce unmanageable test suites for
even simple data processing-oriented applications.
7 In reality, only the data that may affect the flow in the stream X-machine diagram need to be examined.
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The new method presented in this paper is no longer dependent on the size of a controllable DSXM model of the
implementation. It also removes the input-uniformity condition required by the previous approach. Consequently, in
data processing-oriented applications, the new method can drastically reduce the size of the test suite generated at
the expense of a more complex process of translating sequences of processing functions into sequences of inputs. In
data processing-oriented applications this trade-off is usually more than justified. Furthermore, alternative techniques,
such as program slicing [1], may be used to reduce the complexity of this process. In comparison to [29], a slightly
stronger distinguishability condition (called separability) between the states of the specification is used.
The method presented in this paper can also be used in structural (program based) testing [37] to achieve path
coverage. In general, for even simple programs, path coverage (in the strictest definition of the term) cannot be
achieved since the number of paths is, at best, very large and, at worst, infinite. Traditionally, a way around this
is to choose equivalence classes [35] of paths. For example, two paths can be considered equivalent if they differ
only in the number of loop traversals [37]. This will lead to two classes, one for 0 loop traversals and one for k > 0
traversals. A more refined partitioning based on the same criterion may also be chosen. However, a basic problem with
this rather static way of partitioning paths into classes, is that the criterion (number of loops) does not take into account
the processing of the program data (memory variables and data structures). On the contrary, our approach is based
on both the control structure of the program and its data processing. Further work may also involve extending the
method to allow testing of the processing functions to be integrated into the testing of the overall system, following
the approach used in [22] for controllable specifications. The extension of the method to non-deterministic stream
X-machine specifications [28,16,17] may also be considered.
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